Implementation Of A Binary Floating Point Fused Multiply-add Unit

CN¥429.00
+ CN¥149.49 Shipping

Implementation Of A Binary Floating Point Fused Multiply-add Unit

Sold by:
  • product image
Implementation Of A Binary Floating Point Fused Multiply-add Unit

CN¥429.00

In stock
+ CN¥149.49 Shipping

14-Day Returns Policy

Payment methods:

Product details

Product details

Implementation Of A Binary Floating Point Fused Multiply-add Unit

The Fused Multiply Add (fma) Operation Is Very Important In Many Scientific And Engineering Applications. It Is A Key Feature Of The Floating-point Unit (fpu), Which Greatly Increases The Floating-point Performance And Accuracy.many Approaches Are Developed On Floating-point Fused Multiply Add Unit To Decrease Its Latency.two Of These Approaches Are Implemented In The Verilog Hardware Description Language. Modelsim10.0c Is A To Compile Verilog Codes And To Simulate Them.
  • Brand: KS OmniScriptum Publishing
  • Category: Computing & Internet
  • Format: Paperback
  • Language: English
  • Publication Date: 2012-12-18
  • Publisher / Label: KS OmniScriptum Publishing
  • Author: Abdel Aziz Ibrahim Walaa
  • Number of Pages: 104
  • Fruugo ID: 557278687-1125548609
  • ISBN: 9783846546215
Delivery

Delivery

Dispatched within 24 hours

  • STANDARD: CN¥149.49 - Delivery between Tue 10 November 2026–Tue 08 December 2026

Shipping from United Kingdom.

Returns

Returns

We do our best to ensure that the products that you order are delivered to you in full and according to your specifications. However, should you receive an incomplete order, or items different from the ones you ordered, or there is some other reason why you are not satisfied with the order, you may return the order, or any products included in the order, and receive a full refund for the items.

View full return policy