Implementation Of A Binary Floating Point Fused Multiply-add Unit
由……售出:
CN¥429.00
有货
+ CN¥149.49 送货
14天退货政策
付款方式：
产品详情
产品详情
Implementation Of A Binary Floating Point Fused Multiply-add Unit
The Fused Multiply Add (fma) Operation Is Very Important In Many Scientific And Engineering Applications. It Is A Key Feature Of The Floating-point Unit (fpu), Which Greatly Increases The Floating-point Performance And Accuracy.many Approaches Are Developed On Floating-point Fused Multiply Add Unit To Decrease Its Latency.two Of These Approaches Are Implemented In The Verilog Hardware Description Language. Modelsim10.0c Is A To Compile Verilog Codes And To Simulate Them.
- 品牌: KS OmniScriptum Publishing
- 类别: 计算机与互联网
-
语言: English
-
作者: Abdel Aziz Ibrahim Walaa
-
出版日期: 2012-12-18
-
页数: 104
-
出版社／标签: KS OmniScriptum Publishing
-
格式: Paperback
- Fruugo ID: 557278687-1125548609
- ISBN: 9783846546215
配送
送货
在 24 小时内发货
-
STANDARD: CN¥149.49 - 之间的交付 周二 10 十一月 2026–周二 08 十二月 2026
从 英国 送货。
退货
退货
我们会争取将您订购的产品按照您的规格完整地配送给您。不过，万一您收到不完整的订单，或收到的产品与您订购的不同，或者有其他原因让您对订单不满意，您可以要求全部或部分退货，您将收到相应产品的全额退款。